Design Compiler Segmentation Fault

Status
Not open for further replies.
A

a_mythpi

Junior Member level 1
Joined
Mar 17, 2013
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,410
Hello..

I am trying to obtain a gate level netlist for my rtl code. I have two versions of the same design. One is a larger version of the same design. I am able to obtain the gate level netlist for the smaller design ( runs for around 8-9 hrs) but when I do the same for the other one it gives segmentation fault after optimising delay and timing for around 12 hrs. I am using design vision 2012-SP5.
Can anyone suggest me how I can solve this problem.

Thanks
 

Hello...

I am running it on the server which has sufficient memory . I believe memory shold not be a problem in this case.
 

Hello,

Segmentation Fault mostly comes when there is a problem with memory.
When we are accessing the memory in wrong manner, thn also there are chances of segmentation fault.
Also check where your log is created..may be there is insufficient memory...
 
Could you indicate the gate count, to check that run time is normal?
Are you able to try with an other version?
Did you have too aggressive constraints?
 

it may be the case that your segments are quite high so memory is becoming less for the design that is why it is not producing the output. or may be you are optimizing more and more so when it will try to optimise more then memory could be the problem.. so check with your scripts please hope your problem will be solve.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…