[SOLVED] Design Compiler - Connect all ports

[meldron1X]

Hello,

I'm using Synopsys Design Compiler for synthesis. Does anybody know how I can connect all ports of my gates when I'm writing out my netlist?
E.g.:
DC writes as netlist (verilog):

'DFF DF1 ( .D(n1), .C(clk), .RN(reset_n), .Q(n2));'

ignoring port QN which is not used.
But, I would like to have this port also in my final netlist, like this:

DFF DF1 ( .D(n1), .C(clk), .RN(reset_n), .Q(n2), .QN(dummy) );

Thank you for help/hints

 

[jt_eaton]

This usually results in creating a node called "dummy" and driving it with every unused flip-flop output in your module.

Try leaving it with a port name and no signal name

 

[meldron1X]

Hi jt_eaton,

thank you for your reply and sorry for my late answer.
My question is, how can I automate (by the DC) the inclusion of this node 'dummy'? Currently, DC completely ignores every unconcerned port and doesn't print it in the netlist.

Cheers

 

[mail4idle2]

set verilogout_show_unconnected_pins true

Try this option before you write out netlist. It should work.

 

[meldron1X]

set verilogout_show_unconnected_pins true

Great, that helped! (Even if the port is not connected to any net)
Thank you!