PLL design
i am designing a integrated PLL , the VCO is fully integrated with inversion mode PMOS varactor with provide KVCO is negative the frequency decrease as increase in controll voltage
the system analysis , KVCO in positive , so
i am thinking to invert the inputs of the phase frequncey detector
make the ouput of the divider insted of the reffernce oscillator and put the reffernce osillator insted of the ouput of the divider
is this right or just connect the loop.