Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design a single bit and a multibit cmos comparators

Status
Not open for further replies.

houdaingenieur

Newbie level 1
Newbie level 1
Joined
Feb 17, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
tunisia
Activity points
1,288
high speed comparator

Dear sir,
i would like to design a single bit and a multibit cmos comparators to use it in discrete time delta sigma modulator for WLAN application, I found in some journals that they use for example the folded cascode OTA or the teslescopic OTA to design the comparator. I designed these structures but i don't know how i built a comparator with these structures. Normally the comparator is based on preamplifier, latch and output buffer, so have you any structures that help me to design the comparator. How to design a latch..
best regard
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top