Non AMP

design a daynamic DFF 0.35u & 9GHz clk frequency

Thread starter paramis
Start date Dec 23, 2012

Status: Not open for further replies.

Dec 23, 2012

#1

P

paramis

Member level 2

Hi
could any one suggest or provided the article or reference to design a DFF that work with 9GHz CLK?

Status: Not open for further replies.

Similar threads

C
How to declare a define of verilog in design compiler?
- Started by coshy
- Dec 5, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
E
Design approach for a interface mux
- Started by er.akhilkumar
- Jun 16, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
H
Seeking Recommendation for a Complete Chip Design Project to Study and Reference
- Started by helloo
- Oct 8, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
How to estimate roughly the valid clock frequency?
- Started by coshy
- Jul 18, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
J
[SOLVED] [Design Compiler] How to compile a design with posedge and negedge clk?
- Started by Jordon
- Feb 3, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)