Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Derivation of time constant expression

promach

Advanced Member level 4
Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,202
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,643
How to derive the time constant expression (13) inside the paper : High-performance crystal oscillator circuits: theory and application ?

4UGEDrP.png
7JlnG09.jpeg
 
My hunch is that you wonder what frequency shall be found stamped on the crystal's package? Falstad's simulator supports a crystal modeled very much like your diagrams. A sample circuit is found in the menu by navigating to Circuits > Mosfets > Cmos Crystal Oscillator.

Falstad.com/circuit

Default frequency is 10MHz. Right-Click Edit on the crystal to bring up the edit fields. You can alter values and see what frequency results.

Falstad's crystal model Edit windows.png
 
I presume that you misunderstood the purpose of this thread.

Did you check out equation (13) of the paper mentioned in my original question ?
 
Exponential decay respectively increase time constant is the outcome of harmonic oscillator transient solution. The author lazily "skips" respective equations.

It's electric engineering basic studies stuff. Continue post #1 "natural RLC circuit response" equations by deriving time domain solution.
 
Last edited:
The author mentions the critical transconductance to oscillation where the dV/dt =0 of the envelope. Yet no mention of how loop gain accelerates the envelope to saturation or the bias delay time to make the feedback amplifier operate in linear mode.

The feedback R and load C controls the inverter DC bias RC=tau value.
The series R controls the L/R envelope startup.
The gm or RdsOn of the inverter gate affects the gain and time constant of the output which is faster than the input with gain to reach max envelope first.

Which envelope rise time is significant for settling time? L/R with the external series R is the most significant factor and also is recommended to reduce Xtal power dissipation often rated at 50 uW.

1720375807094.png

sim
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top