Density of Layout using Cadence Virtuoso

Status
Not open for further replies.
E

eslam.m.mostafa

Newbie level 1
Joined
Feb 4, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,286
Hello,

I'd like to ask about how to calculate the density of layout on the Cadence Virtuoso and the total number of transistors in this layout.

Thanks.
 

Count the number of (effective) transistors, measure the space used by them, divide. Manually or by SKILL. What else?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…