Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay, rising and falling time using questasim or modelsim

Status
Not open for further replies.
D

Dino1400

Full Member level 1
Full Member level 1
Joined
Sep 22, 2010
Messages
95
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,941
Hello all, and thank you for you help in advance,

I'm trying to calculate the time delay from input to an input and the rising time and falling time of the input.

I have circuit_tt.sdf file and circuit.v I like to write a test bench to calculate rising time, falling time and the delay.

At this moment I'm having issues with the test bench please if you have a template or ideas that like to share

something to start with.


Thank you all
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top