Jing
Junior Member level 1
I read lots of patents about clock recovery from Manchester codes. They all use delay techniques to delay the Manchester codes by 1/3, or 1/4, or 3/4 bit period. However, they did not mention what is this delay circuits and how to realize them. Could anyone tell me what circuit or element to implement this delay in the clock recovery from Manchester codes? Many thanks