Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Definition of parasitic extraction

Status
Not open for further replies.

vijaycachar

Newbie level 1
Newbie level 1
Joined
Nov 19, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,286
can any one please tell me what is the actual definition of parasitic extraction and also where it extracts parasitics in gate level?
 

hai vijay,
parasitic extraction is the extraction of exact rc values... Which help in finiding the accurate timing......... :p
 
From the Layout , we extract the interconnect RC values of all the nets and write out a SPEF(Standard Parasitic Extraction Format). This SPEF file is later used in the timing analysis tool to analyse the timing as per the RC values.
 
  • Like
Reactions: hksp

    hksp

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top