Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Default values for pins in CPLD

Status
Not open for further replies.

emanuelcsm

Member level 3
Member level 3
Joined
Feb 15, 2005
Messages
61
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,288
Location
Brasil
Visit site
Activity points
1,801
Hi, I have the program described bellow:

entity PPSPI is
Port ( CLK_IN : in std_logic;
DATA_IN : in std_logic;
CLK_OUT : in std_logic;
DATA_OUT : out std_logic;
FRAME_SYNC : in std_logic;
IMP : out std_logic_vector (12 downto 0);
SW : in std_logic_vector (2 downto 0));
end PPSPI;

I need to put a default value for the output signals, how can I do it?

Thanks.
 

You output signals should be registered. Then you will just create process which will set them to desired state after global reset.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top