Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Debvssy error - incorrect translating

Status
Not open for further replies.

DeepIC

Member level 3
Member level 3
Joined
Oct 13, 2001
Messages
56
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
475
Debvssy error

while ldv interactively simulate with debussy, debussy translate
file path name incorrectly.

eg. "c:/deign/abc.v" will be translated to "c:designabc.v", which
is unknown to LDV.

anyone can help me?
 

Anybody succesfully linked debvssy and nc-verilog ?
 

so, why not add another '/' as delimiter. I can't try it, you can.
 

i have no ways to add "\". Debvssy automatically extrack loaded design,
and translate "C:\design\abc.v" to "C:designabc.v".

Before debvssy v5.3, no this problem.


830 said:
so, why not add another '/' as delimiter. I can't try it, you can.
 

Maybe is Debussy's bug, ask the AE for this problem.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top