Dead time control Logic in Verilog-A

Status
Not open for further replies.
I

Irfansw07

Member level 1
Joined
Dec 8, 2008
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,511
Dead time control Logic

I am trying to implement Dead time control Logic in Verilog-A model.
I just need some hint how to start with it as I might need some kind of counter stuff and I want to know how to make it
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…