Non AMP

DDR3 timing analysis

Thread starter patilpradeep
Start date Jul 2, 2013

Status: Not open for further replies.

Jul 2, 2013

#1

P

patilpradeep

Junior Member level 1

Hi,

can anybody help me to create .V model for ddr3 timing analysis ?????
8-O

Jul 2, 2013

#2

M

marce

Advanced Member level 5

Search the forum, I think this has been covered.

Jul 3, 2013

#3

P

patilpradeep

Junior Member level 1

marce said:
Search the forum, I think this has been covered.

Hi,

I searched everything but nt able to find ...

Jul 3, 2013

#4

M

marce

Advanced Member level 5

Wot software are you using?

Jul 3, 2013

#5

P

patilpradeep

Junior Member level 1

marce said:
Wot software are you using?

hyperlynx 8.2

Status: Not open for further replies.

Similar threads

A
DDR3 IBIS file for SI simulation
- Started by aminpix
- Jul 7, 2024
- Replies: 3
PCB Routing Schematic Layout software and Simulation programs
E
TDR Impedance analysis
- Started by engr_joni_ee
- Oct 19, 2023
- Replies: 13
PCB Routing Schematic Layout software and Simulation programs
S
DDR3 Address Lanes Impedance
- Started by strahd_von_zarovich
- Mar 30, 2022
- Replies: 3
PCB Routing Schematic Layout software and Simulation programs
H
How do we match the timing of CLK and DQS signals in DDR
- Started by hioyo
- Aug 17, 2022
- Replies: 1
PCB Routing Schematic Layout software and Simulation programs
B
IBIS for SAMSUNG DDR3 Chip ?
- Started by bianchi77
- May 27, 2018
- Replies: 0
PCB Routing Schematic Layout software and Simulation programs