Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DDR2 SDRAM Vtt termination

Status
Not open for further replies.
S

sweethomela8

Member level 4
Member level 4
Joined
Apr 28, 2010
Messages
70
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,766
I'm interfacing a FPGA memory controller point to point to a 512Mb DDR2 SDRAM.

What type of termination is needed on the address/DQ/we/cas/etc signals? The chip can clock up to 400mhz (800mhz ddr)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top