Such in my design, I defined 16 registers reg[15:0].
But I only use reg[10:0], other is left as reversed.
I need keep it in my RTL code. But I hope to controll
DC to optimize. Get rid of them in netlist or not.
Such in my design, I defined 16 registers reg[15:0].
But I only use reg[10:0], other is left as reversed.
I need keep it in my RTL code. But I hope to controll
DC to optimize. Get rid of them in netlist or not.