Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC optimize the output unused DFF?

Status
Not open for further replies.

cnspy

Full Member level 3
Full Member level 3
Joined
Sep 10, 2002
Messages
150
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
1,041
How to control DC optimize the output unused DFF in RTL or not?

In RTL, for readable reason, there's some reversed registers.
How to control the DC to optimize them or not?



Thanks in advance.
 

try donot use 'posedge' & 'negedge' for condition of always in rtl.
 

Sorry, maybe I do not show my question clearly.

Such in my design, I defined 16 registers reg[15:0].
But I only use reg[10:0], other is left as reversed.
I need keep it in my RTL code. But I hope to controll
DC to optimize. Get rid of them in netlist or not.
 

cnspy said:
Sorry, maybe I do not show my question clearly.

Such in my design, I defined 16 registers reg[15:0].
But I only use reg[10:0], other is left as reversed.
I need keep it in my RTL code. But I hope to controll
DC to optimize. Get rid of them in netlist or not.

I believe DC can not do that,

what don't you make your code configurable using some parameter to control the number of bits. this is easier. or ?
 

This method is only for designer read and understand it easily
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top