Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC-DC converter control loop doubt

Status
Not open for further replies.

amriths04

Full Member level 5
Full Member level 5
Joined
Jul 15, 2006
Messages
263
Helped
23
Reputation
46
Reaction score
9
Trophy points
1,298
Activity points
2,819
design of control loop for a dc dc converter

could anyone tell me,,why in voltage mode feedback, the loop crossover (UGF) frequency must be atleast 1/5th to 1/6th less than that of switching frequency?

i want to know the exact reason for the above. what will happen if UGF=fs/3?
 

analog loop converter dc-dc

voltage mode is slower than current mode...............and often used with smps's with lc filters in output.............

you wont manage to get good phase margin and gain margin if you go to high in freq for your UGXF.

also, having ugxf for any converter means you are more susceptible to noise.

if your ugxf is near F(sw)/2 then you'll be too responding to your switching frequency ripple.

so to be honest..........keep it less than f(sw)/5 sounds good...........

lower means poorer transient response.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top