rock_zhu
Member level 1
- Joined
- Aug 18, 2005
- Messages
- 40
- Helped
- 1
- Reputation
- 2
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Hangzhou,China
- Activity points
- 1,526
Hi, all
There is a urgent question about the power pmos and nmos gate drive circuit.
The gate drive circuit is composed of invertor chain. PG and NG are the gate node of PMOS and NMOS respectively.
we know that for efficiency consieration this time interval should be in a range.
If the time is small there is short current and if the time is large the diode between drain ant source of NMOS will conduct current for a long time.
My question is how to set the interval time between the rising/falling edge of PG and NG? Is there any rule for this?
Thanks.
https://obrazki.elektroda.pl/24_1272426956.jpg
There is a urgent question about the power pmos and nmos gate drive circuit.
The gate drive circuit is composed of invertor chain. PG and NG are the gate node of PMOS and NMOS respectively.
we know that for efficiency consieration this time interval should be in a range.
If the time is small there is short current and if the time is large the diode between drain ant source of NMOS will conduct current for a long time.
My question is how to set the interval time between the rising/falling edge of PG and NG? Is there any rule for this?
Thanks.
https://obrazki.elektroda.pl/24_1272426956.jpg