Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC constraints

Status
Not open for further replies.

niks8285

Newbie level 1
Joined
Dec 1, 2015
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
0
Activity points
0
Hi,

1) Though max_fanout and max_capacitance depends on load capacitance why do we need these two constraints separately

2) Why do we need min_capacitance constraint in DC?

3) Why do we need slew_threshold ?

Thanks in advance...!!
 

1) You need max_fanout and max_capacitance to constrain the design , so that each cell can drive only a particular number of gates. Pleas look at the example below,
ex:-
If one of your AND gates is trying to drive 100 other gates, it might work for simulation but it will fail after fabrication. Because, every gate can drive only 10 - 20 other gates(assumption) based on their strength. So when you constrain
max_fanout and max capacitance in DC, it partitions the entire design to make sure every gate drives only 10 other gates. Hence to drive 100 gates, DC will replace the 1 AND gate with 10 AND gates.

I am not sure about 2 and 3. Hope that was helpful
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top