Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Current spikes resulting from overlapping clock

Status
Not open for further replies.

yschuang

Full Member level 3
Full Member level 3
Joined
Feb 1, 2004
Messages
183
Helped
15
Reputation
30
Reaction score
2
Trophy points
1,298
Activity points
1,002
Spikes due to the clock

Hello, guys

I would like to know some materials about current spikes resulting from overlapping clock. Want to figure out the reason or analysis.
Thanks.
 

Re: Spikes due to the clock

I assume you're talking about current spikes on lines not directly conected to the clock. The reason for these will largely be capacitive coupling. On lines which have switches controlled by the clock, there will be charge injection etc. to consider also.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top