current mirror voltage drop

Status
Not open for further replies.
F

flabbergastt

Junior Member level 2
Joined
Sep 16, 2014
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
149
Hi,

What is the best way to reduce the voltage drop of a MOSFET current mirror for both nMOS and pMOS? Would it be the same for a cascode current mirror or wide-swing current mirror?

thanks
 
Last edited:

crutschow said:
You are generally limited by the gate-source threshold voltage (Vgs(th)) so you want transistors that have a low threshold.
Click to expand...

I don't completely object to this but I don't completely agree either. Yes Vth is important but in ideal case you'd be able to go beyond gate voltage by Vth (assuming you don't care about accuracy that much). I think the ultimate limit is how much you can reduce the overdrive voltage, I believe this is a more generalized statement. But I'm not sure if this is what he meant with voltage drop.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…