CTS Optimization Techniquies

Status
Not open for further replies.
Buffer relocation, Gate sizing, Buffer insertion ( delay insertion), buffer sizing, gate relocation are some of the common CTS optimization techniques.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…