Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CTS implementation

Status
Not open for further replies.
D

devaVLSI

Newbie level 5
Newbie level 5
Joined
Jul 6, 2019
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
217
I am trying to understand the clock building in my design.
How the spec file is generated.
How some of the sink pins are delayed more even there is no latency mentioned in spec file.
how balancing takes place if there is no information regarding balancing in spec file.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top