lambtron
Full Member level 5
- Joined
- Nov 2, 2005
- Messages
- 251
- Helped
- 34
- Reputation
- 68
- Reaction score
- 8
- Trophy points
- 1,298
- Location
- Portland, OR
- Activity points
- 3,546
control and status registers architecture
The CSR Architecture (specified by ISO/IEC 13213) includes two core registers called STATE_CLEAR and STATE_SET.
The write behavior of these registers is well defined. When you write a value to STATE_CLEAR, all logic-one bits cause the corresponding State Register bits to be cleared. Similarly, when you write to STATE_SET, all logic-one bits cause the corresponding State Register bits to be set.
But what happens when you read these two registers? Is the State Register value only returned through STATE_CLEAR, or can it also be read through STATE_SET? If not, what value should I expect when reading from STATE_SET?
The CSR Architecture (specified by ISO/IEC 13213) includes two core registers called STATE_CLEAR and STATE_SET.
The write behavior of these registers is well defined. When you write a value to STATE_CLEAR, all logic-one bits cause the corresponding State Register bits to be cleared. Similarly, when you write to STATE_SET, all logic-one bits cause the corresponding State Register bits to be set.
But what happens when you read these two registers? Is the State Register value only returned through STATE_CLEAR, or can it also be read through STATE_SET? If not, what value should I expect when reading from STATE_SET?