Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Sacrpio ..
Ok yes and no .At this moment it depends on the manufacturer ..most 51 cpus out there are licensed cores from originaly intel and later the turbo version from some other company i can't recall the name now .. Those core are traditional old CISC imlementations ..
But in the last 5 years there have been new c51 core redesigns that implement RISC techniques . Several levels Pipelining,harvard architecture and other .
These new chips are capable of processing 1 instruction per cycle
which qualifys them as RISC chips with scalar cabaility .
Now,originaly the RISC definition had to do with just the number of instructions of an architecture .But RISC now is more un ensemble of techniques to produce efficiently processing thoughput .
the number of instruction can be any .. the limitation is just silicon size
wich is not anymore a problem .
So in general this new generation of 51 has nothing to do with the original architecture of the 51 by intel .they only have in common the same number of instructions and they can be characterized as RISC chips
some examples are the www.cygnal.com chips
try www.8052.com
u'll find good references there and discussion groups ..
P.S. I have their tutorial in PDF format rather than html .. in case u want me to post them to u ..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.