Far better for you to create schematics which properly express the
B terminal connecticity, and get a passing result that way. If you
force B connections to be ignored, there is a chance that you
will allow / miss wrong ones.
Basic CMOS will make the NMOS devices share a common sub!
connection, SOI or multi-well may produce "floating" bodies
and this may in turn cause some circuit misbehaviors at test or
in application (whether or not they are exposed by any design
simulations - I've had to struggle to get floating-body-
consequences-accuracy on SOI flows).