Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Correct behaviour of a Full Bridge ZVS

Status
Not open for further replies.

Mercury

Member level 3
Member level 3
Joined
Oct 7, 2003
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
612
Hi guys,
I'm playing around with the simulation of a Full Bridge ZVS converter. My problem is, that I do not fully understand how to determine the value of the leakage inductance the transformer must have. In the sumulation (see the schematics) the output amplitude is dependant on the value of the leakage inductance. Is this correct? Because if this is so, I have not read about it anywhere.

j99h5g.png


Thanks!
 

If you are trying to simulate ZVS, your timing is incorrect. You are switching on diagonal MOSFETs M2-M3 simultaneously as in conventional hard switched convertors.
For ZVS, MOSFETs M3-M4 should be phase-shifted with respect to M1-M2. For example, for M3 change to TD=2us, for M4 change to TD=6us, should get you ZVS with phase shift of 2us.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top