Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Constraints on the output signal in output buffers

Status
Not open for further replies.

husseinadel

Full Member level 3
Full Member level 3
Joined
Jan 25, 2006
Messages
156
Helped
19
Reputation
38
Reaction score
6
Trophy points
1,298
Location
EGYPT,CAIRO
Activity points
2,647
hello

i want to know when designing an output buffer,,when do i say "i accept this waveform" ,,i.e. is there any constraints on the output signal???....as in my application i didnt find a constraint in my output signal
so, is there a standard thing for the output buffers or the system will have a jitter budget and i will have a part in it ?
thanks
 

output buffers

ya
what kind of io buffer in us desing?
digital? analog?
there are many kinds of buffer.
eg. cmos, ttl, differential output, small swing gotta a reference ....
 

Re: output buffers

is there a standard thing for the output buffers or the system will have a jitter budget and i will have a part in it ?

I haven't fully understood your question...
But, if you mean "what are the constraints on the output signal?", then this is dependant on the application, and you can find it in the standards documents for your app.
 

Re: output buffers

Sakr said:
is there a standard thing for the output buffers or the system will have a jitter budget and i will have a part in it ?

I haven't fully understood your question...
But, if you mean "what are the constraints on the output signal?", then this is dependant on the application, and you can find it in the standards documents for your app.

hello Eng. sakr ,:D,, usually the application concerns with the important core of the IC,,it determines its specs,,but about the output buffer(CML and LVDS)no one talks about its specs,,as if it seems it is a standarized block for many systems,,,,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top