Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Considerations for implementing vias on RF boards

Status
Not open for further replies.

marco110

Junior Member level 3
Junior Member level 3
Joined
Nov 30, 2003
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
259
vias on rf boards

some of the rf boards have vias on both sides of certain traces. what are the considerations taken in implementing, ie the size of the via, the number of them, separation between vias, separation between via and trace etc.
 

vias on rf boards

generally speaking the via is an inductance.
The value of the inductance is near 1 nH/mm
So the "path" from the critical components connections ( i.e. the source of the HEMT) to the ground should tale in account the lenght of the path.
For example to connect a source to GND lots of via should be placed around the source geometry.

Tha vias may by spaced by 5*H

An othe case, the back metallized coplanar waveduide, have lots of vias closest as possible to central line. as rule of thumb the spacing shoul be 3*H to 10 *H.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top