Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Connecting data lines for SDRAM testing

Status
Not open for further replies.

alzomor

Advanced Member level 2
Advanced Member level 2
Joined
Jun 9, 2005
Messages
674
Helped
39
Reputation
78
Reaction score
8
Trophy points
1,298
Location
Germany
Activity points
6,406
Hi,

I am using an FPGA Board to test a SDRAM on other board.

I am just writing and reading to the 1st 8 locations in the SDRAM.

Is'it important to connect all the data lines or I can just conect low 8 bits od databus just for testing?

I think it's possible, isn't it?

Salam
Hossam Alzomor
 

Re: SDRAM testing

Hi

What is the need for the signals
SDRAM delay clock in & SDRAM Delay clock out

Salam
Hossam Alzomor
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top