Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

connect off chip capacitor on Pad

Status
Not open for further replies.

goatmxj666

Member level 3
Member level 3
Joined
Mar 5, 2023
Messages
55
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
540
Hello

I did layout many blocks on my chip.

there are two stage OP AMP test block.

This op amp is supposed to have a miller capacitor connected to it, but I wanted to test it by connecting an off chip capacitor and varying its value.

So I connected that node to the pad.

I was wondering if I could connect the off chip capacitor directly to the pad?
 

I have done (or ordered it done) on occasion. A small chip capacitor can
be skip-bonded (wedge) or multi-point bonded (gold ball) if you want the
capacitor to connect to more than one place. Depending on circuit topology
the package cavity floor can also be a useful (or unavoidable) connection.
If you need an isolated cap you may want a bare-floor ceramic package.

Of course none of this is very useful for a mass production plastic package.
But this is not that (yet).

You might even find specialty capacitors with both terminals on the top side
if you look; surface mount chip caps might be mounted bottom-up and an
un-solder-bumped pad might stick the landing.
 

One Question,
What is the advantage to doing this at all over just doing a simulation with different capacitor values?

The external capacitor will come with its own non-idealities, ESR, and all. Also, there would be so much extra parasitics which would get added to the nodes which are now connected to the pads.

Also, what is the value of the capacitor that you want to add here?
 

Sooner or later you need to get real. If that's what they're paying
you for. Of course you can learn wrong things from breadboards
too. Which is what this is, only minimal. Physical mockups at
macro scale have their own parasitics as will the bond wire.
Get your wire data for ohms and figure 1nH/mm and hope there
is no coupling to model. If this is not GHz RF then you should be
fine.

If you're cutting trail then simulation is not to be relied upon,
only used as a direction finder. Primitive methods for primitive
conditions.

Unga bunga.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top