garimella
Full Member level 5
- Joined
- Aug 25, 2011
- Messages
- 268
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,296
- Activity points
- 3,361
1.In DDR timing, there is a parameter called tRAS, denoting active to pre-charge delay, but tRAS= CL+tRCD, since it is a derived parameter, why is it listed as a critical timing factor as it will depend on worst case CL and RCD actuation.
2.What is the delay between DQS, DM and CLK.?
2.What is the delay between DQS, DM and CLK.?