COnformal Ultra LVR (final SPICE netlist)

Status
Not open for further replies.
N

nohj_yar

Junior Member level 1
Joined
Jan 16, 2015
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
133
Hi all!

Im new on using the cadence tool COnformal Ultra LVR. It says that "Conformal LVR enables formal verification of the final SPICE netlist against the golden RTL or final gate-level netlist to ensure that the design taped out is functionally equivalent with golden RTL and the final gate-level netlist."

My question is that what is the structure of the final SPICE netlist stated above? What is the difference between full chip netlist of an FPGA? Difference between full chip netlist of ASIC?

Thanks..
 

nohj_yar said:
My question is that what is the structure of the final SPICE netlist stated above?
Click to expand...
I wouldn't know, I haven't worked on ASICs for 10 years. Seems all the tools are different now.

nohj_yar said:
What is the difference between full chip netlist of an FPGA? Difference between full chip netlist of ASIC?
Click to expand...
An FPGA netlist isn't a SPICE netlist, Xilinx/Altera/etc already designed the chip at the gate level. The contents of a Xilinx netlist are LUTs, FF, PLL, MMCM, DSP blocks, block memory, I/O, etc. macros either in EDIF, Verilog, or VHDL. There are no ASIC like gates or transistors as the primitives in an FPGA design are much more granular.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…