Non AMP

Conformal LEC problem

Thread starter govardhanreddy12
Start date Yesterday at 10:12 AM

Yesterday at 10:12 AM

#1

G

govardhanreddy12

Newbie

Can anyone help me how to map this DLAT Gated clock issue in Conformal LEC . I am getting only in Revised side.

Attachments

You must log in or register to reply here.

Similar threads

G
LEC conformal
- Started by govardhanreddy12
- Sep 17, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
S
Conformal LEC checking problem
- Started by Sameerpy
- Mar 20, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
Q
Conformal LEC long runtime
- Started by Qwerty112233
- Feb 11, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
Q
LEC sequential optimization
- Started by Qwerty112233
- Feb 13, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
V
How to compare vhdl files using conformal lec tool where vhdl files are defined in their respective libraries and also there are other files as well ?
- Started by vaibhav171289
- Sep 14, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)