Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Conformal LEC problem

Newbie level 3
Joined
Sep 5, 2024
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Can anyone help me how to map this DLAT Gated clock issue in Conformal LEC . I am getting only in Revised side.
 

Attachments

  • 1727168947010.png
    1727168947010.png
    120.8 KB · Views: 11

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top