Yes there are tools that can give you the IC layout from the VHDL/Verilog description. Usually you need a synthesis tool to obtain some gate-level netlist from the HDL description and then a Place and Route tool to produce the final layout. The tools perform all sorts of necessary optimizations (buffer insertion to satisfy timing constraints, synthesis of clock trees, routing to minimize coupling and crosstalk etc.). The Cadence tools for these functions are RTL Compiler for the synthesis step and SOC Encounter for the Place and Route step. There are similar tools from Mentor and Synopsis though.