Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Compensation capacitor in two-stage OPAMP

Status
Not open for further replies.

slchen

Member level 2
Member level 2
Joined
Nov 23, 2005
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
CC
Activity points
1,647
Dear all:

I have a question about the compensation capacitor in 2-stage OPAMP.
As shown in the attached file, I used a PMOS capaciotr (M13) to realize the compenstation capacitor.
The gate of M13 is connected to node 5 and the source, drain and bulk are connected to the output node (Vo). This is the first choice.
Another choice is that the gate is connected to the output node (Vo) and the source, drain and bulk are connected to node 5.
I want to know which kind of connections is better.
Thanks for your help.

slchen
 

Hi,

I would say the second choice is much better. As you know, in two-stage miller compensation, dominant pole is at the output node of the first stage (node 5) and the none-dominant pole is at the output node of the second stage (Vo). So we like to minimize the parasitic capacitance at the output node of the second stage (to push the non-dominant pole to higher frequencies) and increase the capacitance seen at the output node of the first stage (that’s why we use miller capacitor).

Bulk of the PMOS cap has a lot parasitic cap to substrate, so the bulk node is better to be connected to output of the first stage (node 5). All the capacitance we see in the gate of the PMOS cap is just miller cap (almost no parasitic). So it is better to connect the gate to output node.

OpAmp
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top