Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparing Data in text file with Simulation Result?

Status
Not open for further replies.

mariamtr

Newbie level 1
Newbie level 1
Joined
Mar 18, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
I am using DVE .

I need to do a black box verification which consists of running my design and then compare whether the data from my waveform are the same with the data provided by the designer.

the problem is that the data provided by the designer is in a text file and it is very long : To compare the data using my own eyes would take ages and will probably make me a squint.

So I was wondering if there is a tool in DVE that enable me to do an automatic comparison

PS: I am verifying the memory contents not output of my design
 

Not with reference to DVE ,if you can save the verification data
in text format then you can compare.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top