Comparator Design using Verilog-A

Status
Not open for further replies.

engimk

Newbie level 1
Joined
Mar 2, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,285
Dear All,

I need your help to design 1-bit comparator using Verilog-A which will be used in CT sigma-Delta modulator.
The comparator should be sample based. I mean that the decision depends on the sampling clk not the input level.

Regards,
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…