Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparator accuracy in pipelined ADC

Status
Not open for further replies.

pbs681

Full Member level 3
Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
Hi all,
Could anybody explain to me why by amplify the signal from first stage, we can relaxed the accuracy of the 2nd stage comparator. Another one is, why the first stage comparator is more sensitive to accuracy and the sensitivity get decrease over the stages.
thanks
 

the error of first stage will be double for each flowing stage. So the first is important.
 

But why we use amplifier?
 

Thanks all.... but what confusing me is after we substract o/p DAC with input signal, why do we need to amplify the residue signal
 

that's the spirit of pipeline ADC.
if the residue is not amplified after the subtraction, ur next stage need the same accuracy as ur previous stage.
 

comparator is more important in ad.
 

pbs681 wrote
Thanks all.... but what confusing me is after we substract o/p DAC with input signal, why do we need to amplify the residue signal

If you do that, the reference voltage can be the same in every satge.

Yibin.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top