Coding large lookup table

Status
Not open for further replies.

dll_fpga

Full Member level 3
Joined
Mar 9, 2011
Messages
185
Helped
19
Reputation
38
Reaction score
21
Trophy points
1,298
Location
kerala,India
Activity points
2,416
Please help me to code a very large lookup table ....having over 50 entries..
What is the approach used to code such BIG LUT's?
I think that, if manual coding is done , it will be Error prone.

Please provide solutions/links on this
 

I think you want to declare an array and have the code read
it from a file, because you can manipulate that file "offline",
generate as an output dump from some other more appropriate
tool or whatever. There are some table functions in veriloga
(been a year or more since I last messed with) that work with
a file pointer, if this is the end-use of your lookup.

deltaX=$table_model(logX,"$PATH/X_table.tbl","I,3CL");

where the table is just ASCII:

#Index L VGS VDS X

1 0.5 0 0 1.00E-12

2 0.5 0 0.2 1.00E-12

3 0.5 0 0.4 1.00E-12

.....
 

You are definitely in the wrong section so I wonder what are you referring to, is it microcontroller of FPGA?
 

dll_fpga said:
Please help me to code a very large lookup table ....having over 50 entries..
What is the approach used to code such BIG LUT's?
I think that, if manual coding is done , it will be Error prone.
Click to expand...

The platform will determine the semantics, the language will determine the syntax. Can you give more details about your environment? It is not possible to answer otherwise.
 

jasonc2 said:
The platform will determine the semantics, the language will determine the syntax. Can you give more details about your environment? It is not possible to answer otherwise.
Click to expand...

hi
im using verilog HDL.its for an ASIC project
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…