CMOS negative output impedance

Status
Not open for further replies.

moein_peerooz

Newbie level 3
Joined
Jan 29, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,299
dear friends
I have designed class F power amplifier based on TSMC 0.18um Technology using stacked structure.
but when i peak third harmonic traping circuit, the output of circuit in 4.7GHz(center freq) have a negative real impedance!!!
Is there any techniques to overcome this problem ?
Of course, I know the seris resistor could solve this problem; but the efficiency comes down!
 

Attachments

  • Untitled.png
    18.8 KB · Views: 81

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…