Reply to thread

Hi, I am using an invertor based (pmos on top and nmos at the bottom) output stage. I cant use the one with nmos on top and pmos at the bottom as it requires a wider input range for the output range needed. Now, the invertor based output stage has very high output impedance and is causing stability issues. Wonderign if there is a way to reduce it.

Thank you!!