[SOLVED] CMOS inverter feedback

Status
Not open for further replies.
B

bharath_k

Junior Member level 3
Joined
Jun 8, 2018
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
244
Hello Everyone,

I am trying to generate a sort of digital signal from a random input.

For now I am using a random 1/f signal generated from Matlab with amplitude of 1 nV as input to my inverter. I have a six stage inverter with a gain of about 37 dB in each stage and at the end I am getting a random digital signal going from 0 to 1.8V.

The following table shows the bias voltage in each stage and I got my desired output.

Vout1869m
Vout1_1879.5m
Vout1_2932.2m
Vout1_3819.8m
Vout1_4867.5m
Vout1_5991.2m

But when I gave a different noise signal( It is still 1/f and amplitude of 1nv). The bias points have drastically changed which is understandable. Following table shows the bias voltages

Vout1869m
Vout1_1879.5m
Vout1_2933.6m
Vout1_3718.5m
Vout1_41.654
Vout1_5192.8n

Is there any solution where can I force the inverter stages to be in a particular bias point through feedback? or if any better circuit I can consider to get the desired output?

Thanks,
Bharath
 

Sort by date Sort by votes
Hi,

I guess it´s rather difficult to help. We don´t see your circuit.
We don´t see how you measured the output voltage.

Is it a pure simulation, or a real circuit?

I guess it´s a problem of proper biasing, proper coupling, frequency of interest, measurement methods....

Klaus
 
Upvote 0 Downvote
Hi Klaus,

Thanks for the reply. It is simulation in cadence.



The first stage is designed for a bias of 900 mV and subsequently following stages are designed for the output voltage generated from previous stage.

I just ran a dc simulation and anotated the node voltages.

Thanks,
Bharath
 

Upvote 0 Downvote
For an AC or sparse pulse amplification lineup, I like "autobiased
inverters" with capacitor blocking. I have also used schemes where
a small fed-back inverter serves as a bias reference, and multiple
C-blocked stages (not fed back) receive gate bias through a high
value R (centering them "well enough" but not costing as much
signal, as the Miller-resistor-feedback-inverter.

You'd rather not have DC gain if you aren't looking for DC gain.
For noise measurement you want to determine the lower corner
frequency of interest and then see if a circuit is realizable, that
does it (like, integrating 10Mohm and 10uF ain't it, so forget a
0.01Hz noise-vs-frequency X-axis)
 
Upvote 1 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…