CML comparator in 65nm CMOS - design rules

Status
Not open for further replies.
T

tiportoolmo

Junior Member level 2
Joined
Sep 10, 2009
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,426
CML comparator

Hello everyone.

I need to design this circuit for a full flash ADC 4 GS/s in 65nm CMOS.
There are some rules to do that? for example, how can I choose W, I bias and Rload for this circuit?

please, I need a big help.

circuit:
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…