Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock tree synthesis in Enc0unter

Status
Not open for further replies.
J

jelydonut

Full Member level 4
Full Member level 4
Joined
Dec 27, 2002
Messages
239
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,296
Activity points
1,730
Would anyone be able to point me in the right direction for where or how i would generate/get the timing constraints file (.const) so I can generate the clock tree? I was thinking that synpl1fy AS1C would generate it for me.. but isn't looking that way.

jelydonut
 

Hi, jelydonut:

Please check your skew/uncertainty from RTL to gate level synthesis script(s). You might need to find out the delay by yourself. However, the best way to solve your problem is.... checking with your front-end designers... :roll:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top