clock skew is the difference of time between the flop with the minimum latency from the source clock, and the flop with the maximum latency from the source clock.
clock transition is the transition on all clock nets.
The first is just an quality indication.
The second is a DRV at least from the liberty or over constraint by the designer.