Clock To Output vs Hold Time

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Visit site
Activity points
18,302
In an FPGA, is it possible that the Clock To Output time will be shorter then the required Hold Time ?
With SRAM FPGA technology, what is the typical mathematical relationship between both ?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…