Clock of the Sigma delta modulator in Fractional N plls

[aok_fine]

Hi everyone,
In fractional N plls the divider value is dithered by a sigma delta modulator. I need to know is this sigma delta modulator is clocked by reference clock or the divider output? And Why? Also, if we had higher frequency clocks can they be used instead?
Thanks in advance